

### **Two Fault Laser Attacks**

FDTC Santa Barbara August 21<sup>st</sup> 2010

Elena Trichina Roman Korkikyan

### **Fault attacks**



- Alter the expected behavior of a device by modifying:
  - Process flow
  - Data
- Introduced by Bellcore Labs in 1997
  - Theoretical attack on RSA-CRT
  - Allows to get the whole key (whatever the size) with a single faulty signature (whatever the fault)
  - Now widespread: all crypto algorithms are vulnerable
- Different ways to induce faults
  - Glitch on VCC, on clock, on whatever available input
  - Laser (with different wavelengths)
  - White light
  - Alpha particles
  - Electro magnetic emission
  - Temperature



### **Fault attacks**



- Not dedicated to crypto exclusively
  - Change value of registers/memory and escalate privileges
  - Force authentication without knowledge of the key
  - ...
- When applied to crypto algorithms, fault injection rarely leads directly to key recovery
- A fault attack starts with an attack model
  - Clarify capabilities of the attacker
  - Specify types of errors, timing and location precision of the fault injection, the number of faults

# **Differential Fault Analysis (DFA)**





 DFA exploits the differences between correct and faulty outputs of the cryptographic computations to discover the secret (e.g., a secret key)



### **Fault attacks: examples**





#### Fault attack on Operating System

ld ld // fill K1 set key1ns	A8, #(SFRBASE+DESKEY1) A10, #_DES_key Corrupt registe	t Skip <sup>r</sup> instruction	EXT LD	R4 A12,#_DES_key	
ldb	RO, @[A10+R6]		LD	A13,# DES data	
ldb	0[A8+R6], RO 🥌		JSR	\$ DES process	
bnzd nop	R6, set_key1ns		LDB LD	R4,0[A13] R2,R4	;_i

# **Fault models**



- Specification of a fault model includes various parameters:
  - Control on the fault location
    - No control
    - Loose control
    - Complete control
  - Control on the timing
    - No control
    - Loose control
    - Precise control
  - A number of bits affected
    - Single bit
    - Byte/half-word/word
    - Random number of bits
  - The fault type
    - Stuck at fault (stuck at one, stuck at zero)
    - Bit flip
    - Random fault
  - The effect of the fault
    - Transient, permanent or destructive







# Generic countermeasure: duplication

 Execute (parts of) the algorithm twice and compare the results



# Generic countermeasure: verification

- "Invert" cryptographic computations:
  - Sign Verify
  - Encrypt Decrypt





### Exists for public key algorithms

 An algorithm is modified in such a way that, if the error is injected, it is used in some redundant computations which get "interwoven" into output values corrupting them to a degree when no analysis can be performed on faulty results

# Second order fault model (20FA)



 Generic modeling of a second order fault attack is difficult as any type of a single fault at instant T1 can be combined with any type of a single fault at instant T2

Parameter	Possible Values
location	no control, loose control, or complete control
timing	no control, loose control, or precise control
number of bits	single faulty bit, few faulty bits, or a
	random number of faulty bits
fault type	stuck-at fault, bit flip fault, random fault, or bit
	set or reset fault (to be defined in Section 1.3)
probability	(various possible values)
duration	of the crive. permanent, or transient faults

Parameter	Possible Values	_ >
location	no control, loose control, or complete control	
timing	no control, loose control, or precise control	
number of bits	single faulty bit, few faulty bits, or a	
	random number of faulty bits	
fault type	stuck-at fault, bit flip fault, random fault, or bit	
	set or reset fault (to be defined in Section $1.3$ )	
probability	(various possible values)	
duration	destructive, permanent, or transient faults	

- Simplified second order fault model:
  - Because modification of the hardware used for a fault injection between two faults are difficult to modify, the type of the faults at T1 and T2 are similar
  - 20FA





**20FA model** 





**20FA model** 







- C. H. Kim and J.-J. Quisquater, "Fault Attacks on CRT based RSA: New Attacks, New Results, and New Countermeasures", WISTP 2007, LNCS 4462
  - First practical glitch attack on CRT-RSA implemented on 8-bit microcontroller
- This talk is dedicated to practical aspects to 20FA
- We present first successful laser 20FA on a complex general-purpose 32 bit microcontroller based on ARM Cortex M3

### **STMicroelectronics**

# Why laser attacks?

- Good precision of fault injection:
  - Temporal (can target a particular instruction)
  - Spatial (can target a particular location: variable/byte/bit)
- Very efficient but require mastery of the bench and can be destructive
- Many parameters to manipulate and check
- Preparation of a chip is necessary





# **Technology size vs. laser spot size**



### Laser effect on IC





- Laser/silicon interaction is mainly photoelectric
  - In silicon, the photoelectric effect is the absorbtion of a photon by an electric carrier to form electronhole pair
    - Photoelectric interaction of a laser beam with silicon results in electron/hole pair generation on the path of the beam
    - The generated pairs can be separated by electrical fields in the device leading to different photocurrents
    - These transient currents may affect functionality of the transistors

# Laser effect on IC functionality



- On SRAM laser exposure is known to cause bit-flips
  - A one-bit SRAM cell is made of two crosscoupled inverters
  - The state of four transistors encode the stored value
  - Created by a laser/silicon interaction transient current inverts the output of one of the inverters
  - This voltage inversion is in turn applied to the second inverter switching it in an opposite state
  - A bit flip happens
- A phenomenon called Single Event Upset (SEU). Used for failure analysis. Can be used for an attack









CMOS bistable: the basic memory element

### Laser



- YAG Pulse Laser
  - Two wavelengths (green 532nm wavelength, infrared 1064 nm wavelength)
  - Different lenses (GR: 2x, 20x; IR: 50x, 100x)
- 2500 um source Gaussian spot diameter
- X and Y apertures 35x35 µm tunable from 0% to 100%
- Energy level tunable from 0% to 100%
- Duration of a shot fixed at 5 nsec
- Adjustable timings of shots
- X-Y table to move the board; step 1 µm
- Microscope with camera to choose the hit area
- Focus: important parameter



### Laser bench

- YAG pulse laser: shots when triggered
- X-Y table
  - Can be moved manually while selecting the start and the end position of the experiment
  - Moves the chip automatically during the experiment in accordance with selected parameters
- Oscilloscope: LeCroy 10GHz
  - Adjust and visualize the trigger from the board
  - Visualize the triggers from the bench
  - Visualize the power traces
  - It's possible to see the exact time of a shot
- Microscope with camera allows to choose the start and the end position of the experiment
- PC:
  - Runs a dedicated LabView interface
  - Allows a user to configure the Laser and the X-Y table
  - Allows the user to define the scenario of the experiment
  - Drives the equipment according to the settings
  - Sends commands to the board using a serial cable and saves the output to a file
- Synchroboard
  - Sets up a delay between the trigger signal and a shot with a step 10nsec







## Laser bench software



LabView interface helps automate an experiment





# **System on Chip**

- 32-bit microcontroller based on ARM Cortex-M3 core
- Memory:
  - Embedded flash 512KB
  - Embedded RAM up to 64KB
- Code executed from flash
- Many peripherals, both analogue and digital
- Technology:
  - 130 nm
  - 6 metal layers
- Many safety and security features:
  - programmable voltage detector, embedded voltage regulator, internal clocks, clock detector, tamper bit, exception fault handling, watchdogs, emergency stop, write once registers, backup register, flash memory protection



### **ARM architecture**



#### HARVARD ARCHITECTURE

#### MICROPROCESSOR



Figure 2-1 Processor register set

# What can be done with SEU?



- ARM is a load/store machine
- Based on registers
- Change a register bit:
  - ► → change control flow
  - ► → change address
  - → change operation



Figure 2-1 Processor register set

31 30 29 28 27	26		l	l	ļ	0
N Z C V Q		Re	eserved			

Figure 2-2 Application Program Status Register bit assignments

Table 2-1 describes the bit assignments of the APSR.

Table 2-1 Application Program Status Register bit assignments

Field	Name	Definition
[31]	N	Negative or less than flag: 1 = result negative or less than 0 = result positive or greater than.
[30]	Z	Zero flag: 1 = result of 0 0 = nonzero result.
[29]	С	Carry/borrow flag: 1 = carry or borrow 0 = no carry or borrow.
[28]	V	Overflow flag: 1 = overflow 0 = no overflow.

Data Processing and Shift Instruction

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Condition Field 0 0 0 Operation Code S Source Register 1 Destina	ation Shift Register Register 2
--	---------------------------------

(a)



(b)

#### **STMicroelectronics**

### **Protected CRT-RSA: verification method**

Algorithm 1 Protected CRI-RSA	
Inputs: CRT-RSA private key and message C Outputs: RSA signature or error detection	
Mathematical expression	Description
1. $M_p = C^{d \mod p - 1} \pmod{p}$ 2. $M_q = C^{d \mod q - 1} \pmod{p}$ 3. $M = \left( (M_p - M_q) i_q \mod p \right) q + M_q$	Signing message C with a CRT-RSA private key
4. $e_p = d_p^{-1} \mod(p-1)$ 5. $e_q = d_q^{-1} \mod(q-1)$	Verification of the signature obtained in Step 1. Here one
6. $C_p = M^{e_q} \mod p$	does not require the knowledge of e a priori, instead
7. $C_q = M P \mod q$ 8. $C' = \left( (C_p - C_q) \cdot i_q \cdot \mod p \right) q + C_q$	parameters are used to recover plaintext.
9. if C'==C then	Comparison
10. return M	Correct answer if there is no fault
<ol> <li>else</li> <li>return ErrorMessage</li> </ol>	Error message in the case of fault

- A. Boscher, H. Handschuh, E. Trichina, Chinese Remaindering in Both Directions, 2010 http://eprint.iacr.org
- Efficient signature verification-based countermeasure
- All computations on half-sized data



# **20FA model: by-pass verification**



- First fault injected during exponentiation
- Second fault bypasses the countermeasure

# **Infective method [BHT]**



Algorithm 2 Second Order resistant CRT-RSA with infective method

Inputs: CRT RSA private key and message C Outputs: RSA signature or error detection

Steps 1-8 are the same as in Algorithm 1

9. if $C == C$ then	Comparison.
10. return $M+C_p-(C \mod p)+C_q-(C \mod q)$	Infect the answer with redundant information which spreads an error if Step 9 is skipped
<ol> <li>else</li> <li>return ErrorMessage</li> </ol>	Error message in the case of fault in Step 9

Confirms a wellknown wisdom that sometimes a countermeasure against new attack creates a vulnerability wrt. the old one

# Single fault attack on infective method

Comparison.

Algorithm 2 Second Order resistant CRT-RSA with infective method

Inputs: CRT RSA private key and message C Outputs: RSA signature or error detection

Steps 1-8 are the same as in Algorithm 1

- 9. if C = C then
- 10. return $M+C_p-(C \mod p)+C_q-(C \mod q)$ Infect the<br/>answer with<br/>redundant<br/>information<br/>which spreads<br/>an error if Step<br/>9 is skipped11. elseError message<br/>in the case of<br/>fault in Step 9

 $R'=M-(C \mod p)+C_q-(C \mod q)$ 

 $\begin{aligned} R'-R &= C \bmod p \\ C &= (R'-R) + k \cdot p \\ C &- (R'-R) = k \cdot p \\ GCD \Big( C - (R'-R), N \Big) = GCD \Big( k \cdot p, p \cdot q \Big) = p \end{aligned}$ 

# From 20FA theory to 20FA practice



- 2OFA are possible in theory and may break many countermeasures
- Yet... why there were not but ONE publication on their practical implementation ?
  - Papers were rejected by PC?
  - There were no practical implementations?
- And certainly no two fault laser attacks were ever published

#### **STMicroelectronics**

### **Preparation steps**

- To perform front-side laser attacks, a decapsulated chip is needed
- For de-capsulation we used chemical etching
- Performed using JetEtch II tool which, after all the parameters (e. g., type of acid, temperature, time, etc.) are set, runs the process to the completion automatically
  - Selection of parameters is "know-how"







### **Decapsulated SoC**





### **First setbacks**





- Digital components are implemented in glue logic
- CPU occupies only 20% of the logic area



- SRAM is covered with metal tiles (1 layer)
- Flash is covered with metal tiles (2 layers)

#### **STMicroelectronics**

# Where is the CPU?

 Scan with EM probe helps to visualize active areas





# Algorithm for running a laser bench

- The PC sends a command (e. g. start execution of cryptographic algorithm) to the chip.
- The chip starts execution and at some moment of time it raises up a trigger.
- 4. The trigger is recognized by the synchroboard.
- The synchroboard generates another trigger for the laser with a predefined delay.
- The laser receives the trigger and after the delay it shoots.
- 7. The chip prints the result to a serial port.
- 8. This result is recorded by the computer.
- The computer maintains the current state of the experiment, i. e., it moves the driving board, changes the delay of the synchroboard if necessary and does other routines specified in the attack scenario.
- 10. Everything returns to the step 1.
- Steps 1-10 continue to run until the driving board reaches the end point.

# Additional model parameter: sheer luck







Figure 2. Approximate errors location for the front side

# Not glamorous attack routine



- De-package a chip
- Prepare SW for an attack:
  - for driving a bench, for communication with the bench, for investigation of possible fault models and for postprocessing of faulty results
- Find vulnerable spot on a chip
  - by repeatedly scanning a chip with a laser (shooting) varying laser parameters while the chip runs programs
- Collect and analyze the results; infer fault types,...
- Refine an attack, refine timing of shots, try different laser bench parameters...
- Until the algorithm is broken





# Finding precise time for a shot











# Systematic approach



- Record laser parameters (location, energy level, focused vs. unfocused,...)
- Finding a proper time of a shot is the most important factor for obtaining exploitable errors
  - Time of the shot is adjustable by changing trigger parameters
- All faulty results are recorded in a separate file while running an experiment
- Run post-processing on faulty results → recover potential key → check

5	Single byte error in	Green Aperture (	(%): X = 50,0 Y = 50,0 Energy: 0,6%
	first subkey in round 10	(7350,25800,0.44) (7250,25500,0.44) (7150,25500,0.44) (7050,25500,0.44) (6950,25500,0.44) (6950,25500,0.44)	a4fb89db e9cc53cf 921109c1 ca50c573 7efb89db 33cc53cf 481109c1 1050c573 DA000000 DA000000 DA000000 DA000000
		Green Aperture	(%): X = 50,0 Y = 50,0 Energy: 0,5%
		(7450,26600,0.44)	a4fb89db e9cc53cf 921109c1 ca50c573 a4fb8957 e9cc5343 9211094d ca50c5ff 0000008C 000008C 000008C 000008C
		(7150,26600,0.44) (7050,26600,0.44)	a4fb89db e9cc53cf 921109c1 ca50c573 a4fb89b3 e9cc53a7 921109a9 ca50c51b 00000068 0000068 00000068 00000068
		(7350,25600,0.44)	a4fb89db e9cc53cf 921109c1 ca50c573 a4fb895e e9cc534a 92110944 ca50c5f6 00000085 0000085 0000085 0000085
		(7250,25500,0.44)	a4fb89db e9cc53cf 921109c1 ca50c573 8ffb89db c2cc53cf b91109c1 e150c573 2B000000 2B000000 2B000000 2B000000



	<ul> <li>Compare and Branch on Non Zero</li> <li>CBNZ Rn, label</li> </ul>
Code: if-condition instruction in terms of assembler code         0x08001160 A9FD       ADD       r1, sp, #0x3F4         0x08001162 A82B       ADD       r0, sp, #0xAC         0x08001164 F000F881       BL.W       CompareBig (0x0800126A)         509:       if (i == 0)       {         510:       /* write to vector of char */         0x08001168 B930       CBNZ       r0,0x08001178       Check         511:       W32_to_W8(m.w,P_pOutput,P_pPrivCRTKey->modulus_size);       512:       } else {         0x0800116A 4639       MOV       r1,r7       0x0800116C F1060008 ADD       r0,r6,#0x08         0x08001170 6822       LDR       r2,[r4,#0x00]       0x08001170 6822       LDR       r2,[r4,#0x00]         0x08001172 F000FCF8       BL.W       W32_to_W8 (0x08001B66)       0x08001170 513:       printf("Fault %d\n",i);         513:       j       printf("Fault %d\n",i);       514:       }         515:       j       0x0800117A A004       ADR       r0,{pc}+2 ; @0x0800118C         0x0800117C F002FC24       BL.W       _1printf (0x080039C8)       )	<ul> <li>Register R0 keeps the result of comparison between two large numbers, initial and re-computed plaintexts</li> <li>If they are equal the return value is 0 otherwise the result can be -2,-1, 1 or 2 depending on some conditions</li> <li>CBNZ command does not change the conditional flag in a program status register xPSR</li> <li>Several ways to skip /alter verification result: <ul> <li>Skip execution of CompareBig → register R0 may not have a useful value</li> <li>Force register R to 0</li> <li>Skip CBNZ instruction → the system increments PC and goes to "IF-YES" branch</li> </ul> </li> </ul>

# Finding right timing for 2<sup>nd</sup> shot





### **Two shots and two faults!**





### **Private key recovery**



Table 9. Examples of two fault attacks against CRT-RSA, based on a conditional check

Correct data	Faulty encryptions
Correctly encrypted message Faulty e	encrypted message 1
2A 28 E0 F1 81 84 53 EF 29 CA D7 C2 43 BB BA 88 3A F4 F1	1 81 81 F5 08 9B 62 4A 12 71 B1 E9 9E 38
E3 CD 42 24 23 FA F1 BC 81 91 98 3C FE 2C 4B DD EC FC 9F	F 95 2F 5C D4 13 51 14 C5 3C 75 2C 74 87
23 8C 83 2B 8D 7D 7F BØ ØF EE Ø6 1F Ø9 76 94 8B 2A 69 BE	E 48 72 AE A1 EA C7 5D B7 A1 B0 9B 92 37
DC 6F BB DA 6A 45 FC 6F 47 32 9D 9D EA 0C E7 64 A5 C3 7/	A AB 9D AC 5B 28 AE 74 CD 55 03 F2 04 F6
Modulus Faulty e	encrypted message 2
3E D6 FC AA D0 61 4D 3C EA D5 1D 4B 81 A7 A7 54 0A F3 1E	B B6 98 AC 38 98 2B 5B CE 3F 92 93 6F B3
BF B3 A2 9A CC 0D F3 28 51 7C C5 05 84 9F 0C C9 75 CC 6F	F DE 55 B3 B1 3F 2C 1F 9A 5C 54 D1 0A AB
CF 88 42 3B 0B FD 67 F0 7B BA 53 60 64 06 DB 99 AC 31 3E	B AE 63 FE 89 FB D7 22 A8 8A BC AF ØE 3E
C8 DD 13 9B 3A 12 06 36 2A E4 5D 20 A5 75 EE AF FD FD D1	1 9C 09 2E 69 65 67 20 15 1D 2D 1A 33 C0
The prime number, recovered from faulty	
encryptions:	
67 FD 7D 60 C8 80 9D 78 09 9A FA D0 A0 B4 FC 07	
68 53 5D D2 64 69 1C 5E 2A 00 AD AC A8 CA 19 0F	
Connectly openymented message	energy interference and the second se
	5 84 D6 ED 84 7D P0 AD 5C 2E 00 46 A2 4E
30 48 30 30 66 65 60 60 61 13 80 64 10 33 13 71 60 40 67	2 P5 CE 6P DC 10 2E CC 5E A9 AD 86 8E 0E
AC 45 97 E2 67 1D 2E 68 32 86 44 D3 34 87 88 CE EE 5E 10	C 34 48 B1 EQ D2 AE 4E 1E BQ 11 70 QA 16
10 95 40 37 20 65 20 65 D0 30 72 49 D5 90 30 20 66 47 10	E 1A CD 00 65 E1 2C E6 D7 67 65 5D 75 7E
10 OF 42 57 20 OE 56 0E 00 20 75 48 05 86 22 5C OA A7 10	
Modulus Faulty (	encrynted message 2
51 68 A0 CC 86 A1 38 90 71 68 83 44 C2 87 60 67 A6 81 63	B EE 28 80 00 B4 BB 71 DE 4D 56 4E 07 50
D9 45 10 40 0C B7 5D 3D 47 B3 4C E4 EE E0 97 60 BE 41 B3	3 FE 7B DE 71 B3 42 50 35 13 94 BE 24 4B
E6 36 25 E4 78 DD 39 AD 7C E0 64 CD 3E EC EE DB EE EA 10	D 6C 93 79 FE 94 62 36 B2 DE 45 36 42 8C
0Δ B7 22 FE FG 35 ΔΔ 18 F0 23 B6 Δ8 F9 28 72 70 29 58 C	6 F3 CC A8 57 B2 64 0F 03 74 45 53 16 67
	0 1 5 CC A0 57 52 0A 01 05 74 45 55 10 07
The prime number recovered from faulty Faulty e	encryinted message 2
The prime number, recovered from faulty Faulty (	encrypted message 2 A F2 07 A5 C4 75 24 F6 87 94 58 CB 11 75
The prime number, recovered from faulty Faulty e ciphertexts: IF D9 EA 55 64 66 66 90 83 46 B4 67 43 25 37 56 25 92 43 25 75 88	encrypted message 2 A E2 07 A5 C4 75 24 F6 87 94 5B CB 11 7F E 15 8D 4E 8C 09 04 BA D1 CE CC AA 3E 5E
The prime number, recovered from faulty Faulty e           ciphertexts:         IF D9 EA           5F 6A 86 6C 9D 83 A6 B4 C7 43 2E 37 5C 25 92 43         25 7E 8E           20 AF BA AF FF 71 12 C0 F0 F0 7B FD 5F 7E 46 6B         FC 70 D2	encrypted message 2 A E2 07 A5 C4 75 24 F6 87 94 5B CB 11 7F E 15 8D 4E 8C 09 04 BA D1 CE CC AA 3F 5E 7 D2 7C DF 36 25 FE 95 64 CF 6A F7 DA 30

- Run Bellcore-style attack routine on every faulty result
- CRT-RSA (signature) is broken in one day
- Protected against single fault CRT RSA broken with two-fault attack in one week →
- New powerful practical attack → Need new countermeasures
- Catalogue "useful" faults and develop new attack models & countermeasures

# **Skipping function calls: details**





### **Analysis of unusual behavior**



352: void GPIO\_ResetBits(GPIO\_TypeDef\* GPIOx, u16 GPIO\_Pin) 353: { 354: /\* Check the parameters \*/ assert\_param(IS\_GPI0\_ALL\_PERIPH(GPI0x)); assert\_param(IS\_GPI0\_PIN(GPI0\_Pin)); 355: 356 357 358: GPIOx->BRR = GPIO\_PIn; 358: GPIOx->BRR = GPIO\_PIn; 518: F1,[F8,#8x14] 8x88883868 4778 asm code for GPIO\_ResetBits 8x0888386A 6141 359: } 368: 361: / \* Function Name : GPIO WriteBit 362: 363: \* Description : Sets or clears the selected data port bit 364: \* Input GPIO: where x can be (A..6) to select the GPIO peripheral.
 GPIO\_Pin: specifies the port bit to be written. This parameter can be one of GPIO\_Pin\_x where x can be (0..15). 365: \* 365: \* Ints parameter (an be one or wrupen, x where x (an be (0.15)) BitVal: specifies the value to be written to the selected bit. This parameter (an be one of the BitAtion enum values: - Bit\_REST: to clear the port pin = Bit\_SI: to set the port pin 367: \* 368: \* 360 . 378: • 371: \* Output : None 372: \* Return : None 374: void GPIO\_WriteBit(GPIO\_TypeDef\* GPIOx, u16 GPIO\_Pin, BitAction BitVal) 375: { /\* Check the parameters \*/ 376: 377: assert\_param(IS\_GPIO\_ALL\_PERIPH(GPIOx)) 378: assert\_param(IS\_GET\_GPIO\_PIN(GPIO\_PIn)) shot assert paran(IS GPIO BIT ACTION(BitVal)); 379 388: e889386C 4776 Laser 381: if (BitVal != Bit RESET) 382: GPIOx->BSRR = GPIO Pin: 383: 384: élse 385: asm code for GPIO WriteBits 8x8888386E 2A88 GPIOX >BRR = GPIO\_Pin; CMP r2.88v2 387: 388: 8x88883878 BFeC a BFeC ITE EQ
2 6141 STREQ r1,[r0,#0x14]
GPIOx->85RR = 6PIO\_Pin; 8x88883872 6141 383: 384: trigger élse 385: 386: {
 GPIOx->BRR - GPIO\_Pin; 387: 388: 3x88883874 6181 STRNE r1,[r8,#8x18] Raising, 389: } \* Function Name : GPIO\_Write 392: 393: \* Description : Writes data to the specified GPIO data port. 394: \* Input : - GPIOX: where x can be (A..G) to select the GPIO peripheral. 395: \* - PortVal: specifies the value to be written to the port output 396: \* data register. 397- \* Output : None flow 398: \* Return : None 399: 399: \* Return : None 408: void GPIO\_Write(GPIO\_TypeDef\* GPIOx, u16 PortVal) 401: { 402: /\* Check the parameters \*/ main 403: assert\_param(IS\_GPI0\_ALL\_PERIPH(GPI0x)); 8x88883876 4778 BX GPIOx=>OOR = PortVal; the 485: 8x08003078 60C1 STR r1,[r8,#8x8C] 486: } 9 487: ack 489: \* Function Name : GPI0\_PinLockConfig

It was compiled in such a way that there is a GPIO\_WriteBit function exactly after the GPIO\_ResetBit. It means, that if the return statement is missed, then the program enters to the GPIO\_WriteBit and it starts to execute its instructions, until the new 'bx lr' is reached. In one point there is a function (line 0x08003074) which raises up the trigger again and it is observed on the oscilloscope.

# Attack against infective method



i = CompareBig(&temp,&c);

ł

```
if (i == 0)
        /*temp - is a initial plaintext
        mp and mq - parts of the RSA recombination
for the plaintext*/
        GPI0_ResetBits(GPI0_SMART, GPI0_Pin_11);
        /*m = m + mp*/
        AddBig(&m,&mp,&m);
                                skip instruction
        /*m = m + mq = m + mp + mq*/
        AddBig(&m,&mq,&m);
        /*result = c mod p*/
        ModularReduction(&c,&result,&p);
        /*temp = m - result = m + mp + mq - cp*/
        SubBig(&m,&result,&temp);
        /*result = c mod q*/
        ModularReduction(&c,&result,&g);
        /*m = temp - result = m + mp + mq - cp - cq
        SubBig(&temp,&result,&m);
       W32 to W8(m.w,P pOutput,P pPrivCRTKey-
>modulus size);
}else {
        printf("Fault %d\n",i);
   }
```

- After "subroutine skipping" had been mastered, an attack was easy and reproducible
- Because the countermeasure infects only half bytes of the result, it is easy to understand that a required error was injected

Table 10: The result of attack against basic infective method

	Correct data	Faulty ciphertext
	Correct plaintext	Incorrect ciphertext
	3A 7A 11 F7 04 FE A5 29 D6 06 6F 35 4D 7E 50 8F	3B A9 FC A4 8B F3 8C AF 25 AC 01 39 85 36 ED D0
	51 3A 71 51 FA 7C 97 A9 63 74 04 03 24 97 9C E1	29 48 2B 3A 6E E5 FB FD FA 11 80 64 1C 32 13 71
*/	53 F6 53 35 AB 63 74 04 03 24 97 EE DF FF 18 AS	6 46 95 73 F4 2F 71 B0 2E 5A 8C 4F F4 F2 2B EF D8
	12 3B 8B 42 6B 74 9A 4B 20 8D 0D 18 4E 7A F8 B0	20 BE 8C B5 AE 55 57 F1 DB D7 D2 0E 93 9C C7 D7
	Correct ciphertext	Difference between correct and incorrect
	3B A9 FC A4 8B F3 8C AF 25 AC 01 39 85 36 ED D0	) ciphertests
	29 48 2B 3A 6E E5 FB FD FA 11 80 64 1C 32 13 71	05 B0 23 EE 37 AB 7F 31 D7 79 F4 DE 42 5B 90 F5
	4C 45 97 E2 67 1D 2F 60 32 06 44 D3 34 87 80 CE	FA D0 B5 81 72 18 E3 7C F4 48 A1 3A 41 EE 5A 65
	1B 8F 42 37 20 6E 3B 6E D0 20 73 48 D5 8B 22 3C	
	Correct modulus	Recovered value of prime number p:
	51 68 A0 CC 86 A1 38 90 71 E8 83 44 C2 87 F0 67	5F 6A 86 6C 9D 83 A6 B4 C7 43 2E 37 5C 25 92 43
	D9 A5 10 40 0C B7 5D 3D 47 B3 4C FA EE F0 97 60	20 AF BA AF EE 71 12 C0 F0 E0 7B FD 5F 7E 46 6B
	F6 36 25 F4 78 DD 39 AD 7C E0 64 CD 3F EC EE DB	
	ØA B7 22 FF E6 35 AA 18 EØ 23 B6 A8 E9 2B 72 7D	

# Generic countermeasure against 20FA

Algorithm 3 Second Order Resistant CRT-RSA with lock		
Inputs: CRT RSA private key and message C Outputs: RSA signature M or error detection		
Steps 1-8 are the same as in Algorithm 1		
9. If C' !== C then Erase M	If computed and expected verification values are not equal erase the signature	
10. $RES := M$	Re-write the signature in a new variable RES	
11. if C' == C then Erase RES	Execute verification once again and erase a new variable if verification fails	
12. return RES	Return a value of a new variable	

### Are 3OFA feasible?

E. Dottax, C. Giraud, M.
Rivan, Y. Sierra, "On
Second-Order Fault
Analysis Resistance for
CRT-RSA
Implementations",
WISTP'09

- "Lock principle" a check is performed twice in a rapid succession while inserting in between a simple but vital statement
- This countermeasure works so far
- Two shots fired in a rapid succession produce the same type of errors

### **Final words**





This rectangle has approximately size  $80x270 \ \mu m$ , while the spot which gives instruction skipping is about  $80x40 \ \mu m$ . The size of the chip is  $4000x4000 \ \mu m$ , so the vulnerable spot takes 0,135 % of the SoC. The laser aperture was about  $35x35 \ \mu m$ . It was focused, so it is impossible to understand the actual size of the laser spot. Taking into the account all sizes it is possible to understand, why it was difficult to find this position.

### Shooting through metal: UV



- SRAM was scanned with UV
  - Aperture 100%
  - Energy from 5% to 100% with step 0.2







# Shooting through metal: IR



### Scanning SRAM with IR laser

- Aperture 20x20%
- Energy 10%



# Shooting through metal: green



- SRAM scan with a green wavelength
  - Aperture 20x20%
  - Energy 10%

### Laser effect on IC













Parameter	Possible Values
location	no control, loose control, or complete control
timing	no control, loose control, or precise control
number of bits	single faulty bit, few faulty bits, or a
	random number of faulty bits
fault type	stuck-at fault, bit flip fault, random fault, or bit
	set or reset fault (to be defined in Section 1.3)
probability	(various possible values)
duration	destructive, permanent, or transient faults

### First successful 20FA with a laser





# Example 20FA on protected CRT-RSA

,,

Correct values	Faulty encryptions
e =	C'1 =
01 00 01	4B E2 61 70 9F B7 70 25 62 2A 01 5F 90 8C BD 8D
	DD 8D E4 1E 30 9D 68 AD 84 62 2C 33 8E 47 21 22
N =	64 1D ED B6 42 1F 94 87 FA CF 6D 72 64 40 FF 56
51 68 A0 CC 86 A1 38 90 71 E8 83 44 C2 87 F0 67	21 0F C3 50 AB 91 0D 8A 95 DD 08 57 A0 B4 F2 1B
D9 A5 10 40 0C B7 5D 3D 47 B3 4C FA EE F0 97 60	
F6 36 25 F4 78 DD 39 AD 7C E0 64 CD 3F EC EE DB	C'2 =
0A B7 22 FF E6 35 AA 18 E0 23 B6 A8 E9 2B 72 7D	11 5A AD CC 3E 9A B2 B8 93 1B 8E 61 B7 F9 7F C2
	A6 FA B3 A8 2B 64 2C CE 63 80 84 F6 46 3F 6F FF
M =	EC 93 B8 73 1A 35 11 E7 8B 7E 78 80 B9 8D 75 97
12 9D 1B F0 A5 29 A7 2E D6 06 6F 35 4D 7E 50 8F	AE EF DF 84 3C C1 84 39 D6 51 71 D2 9B 7D 18 B3
51 3A 70 51 FA 7C 97 A9 63 74 04 03 24 97 9C E1	
53 F6 53 35 AB DE 30 45 17 7B F2 EE DF FF 18 A5	C'3 =
12 3B 8B 42 6B 74 9A 4B 20 8D 0D 18 4E 7A F8 B0	3F 79 3F 2C A5 AC 78 90 71 7C D6 64 A0 BB 66 66
	AD 70 AA 87 7A E4 C6 16 75 4A AC 18 70 B1 6A 02
C =	35 9D 52 61 E7 56 6D 3F 55 FA 7C CD 75 14 83 F7
3A 7A 11 F7 04 FE 17 AD 5A BB 2D A1 18 6A 01 F6	78 85 DE A9 E6 A4 B9 54 E4 B6 C2 92 9E 25 34 76
41 41 54 66 1D 1E 17 47 10 E0 65 FA 31 A7 2E A9	
0B FF 04 54 5E 15 3B 9F 28 89 07 E8 0B 84 17 81	
76 12 70 28 48 ED 5A 18 62 47 07 3C 1E 2E 3D 79	