

### Fault Sensitivity Analysis Meets Zero-Value Attack

Oliver Mischke, Amir Moradi, Tim Güneysu Horst Görtz Institute for IT-Security



für regionale Entwicklung

### FDTC 2014, Busan, 2014-09-23



### **Motivation**

- Zero-value vulnerability is a known issue (AES S-box)
  - Major weakness in multiplicative masking schemes
  - Also applicable to unmasked implementations
- Not only relevant to Side-Channel Analysis (SCA) but also to Fault Sensitivity Analysis (FSA)
- In fact: Weakness is so severe it can even be used to break several Concurrent Error Detection (CED) schemes

### Outline

- Fault Sensitivity Analysis
- Zero-value vulnerability of composite field S-boxes
- Evaluation architecture
- Zero-value attack & results
- Conclusion

### **Fault Sensitivity Analysis**

- Presented by Yang Li *et al.* CHES 2010
- Critical path delay of an AES S-box is input dependent
- Insert faults by clock glitches
- Showed that the critical path of a PPRM S-box correlates to the Hamming weight
- No use of faulty output but of byte-wise fault information/rate
- Extended in CHES 2011 by Correlation Collision Attack
- Model for other S-boxes?

# Simulation Results Critical Path Delays of the Used S-box on SASEBO-G2 (Virtex 5)



	8ns -	<sub>1</sub> 9ns .	.10ns .	11ns	12ns
i: 0x00->0x95	63			(e3)	bb {-)(()36 <b>)                                  </b>
i: 0x53->0x95	ed (60	d)•∭24∬a0 ∭8	8 (89 )∞(*)(*)	63 (e3 (**	∭bb}/-∭36 <b>∦ 2a</b>
			-		
İ: 0x34->0x95	18 (10)	) {52 <b>\d2</b> \ <b>₄}∖\8a</b>	)(08)(1∞)(10	<b>(∞)</b> (∞)( <b>f8</b> )∭(7⊖)	)·\(2a

	8ns 1	9ns -	10ns 1	.11ns -	12ns 1
<b>İ</b> : 0x00->0x00	63				
<b>İ</b> : 0x53->0x00	ed (60	d <b>∖ ∗ ∖ 78 ∖</b> f8 <b>∖ ≬ √ (95 )</b> (•	₩₩.63		
i: 0x34->0x00	18	)(19)(99))(1)	<b>(</b> ]63		

2014-09-23

FDTC 2014, Busan

### **Zero-Value Vulnerability**

- Very distinct weakness, clearly exploitable by standard FSA
- What if we use a CED scheme?
  - No byte or bit-wise fault information available
  - Key cannot be found directly!
- Indirect approach:
  - Instead of finding the correct key bytes exclude wrong candidates!

### RUB

### Architecture

Round-based AES-128, two cycles per round



8

### Architecture cont'd



- Circuit can mimic different CED schemes
  - Scheme dependent on configuration of **P**: — Profile A:
    - 1st and 2nd cycle: P = pass through
      → Time redundancy CED
    - Profile B:
      - 1st cycle pass through, 2nd cycle fixed permutation
        - $\rightarrow$  Invariance-based CED (from DAC 2012)
    - Profile C:
      - Both cycles P as random column permutation (*shuffling*)

Setup

- SASEBO-G2 (Target: XC5VLX50)
- Agilent 33521A Function Generator



RUB

RegY

RegX



### **Profile A: Evaluation of a Single S-box**

- 1<sup>st</sup> round zero input for S-box<sub>i</sub>  $\rightarrow p_i = k_i$
- Send *random* plaintext bytes (for target S-box)



 $\rightarrow$  vulnerability exists in full implementation

- *Similar* picture for all S-boxes
- But: No usable model besides zero-value



# Profile B: Full Key Extraction from CED Protected Circuit

- Long term goal: find full plaintext X which has the shortest critical path
  - → all plaintext bytes x<sub>j</sub> are equal to their corresponding key bytes
- S-boxes have different critical paths because of placement/routing
- Clock glitch affects some S-boxes more than others
- Try to affect as few S-boxes/input values as possible!

## **Profile B: Full Key Extraction from CED protected Circuit (First Iteration)**



- Start with a clock glitch length which yields a low error rate
- Construct *n* plaintexts  $X^{i \in \{1, \dots, n\}} = (x_1^{i}, \dots, x_{16}^{i})$ from *remaining key sets* and send to the device
- Note total error rate and local error rates
  - Total error rate: faulty outputs/number of sent plaintexts
  - Local error rate: fault rate for each value of a certain plaintext byte x<sub>i</sub>
- High local error rate for a value  $x_j$  of S-box<sub>j</sub> means that it is unlikely to be the correct key byte

 $\rightarrow$  discard value from key set  $k_i$ 

- Repeat!
  - Construct new plaintexts  $X^i$  from remaining values of key sets  $k_i$
  - Decrease glitch duration when total error rate gets too low

### **Profile B: Full Key Extraction from CED Protected Circuit (Results)**



- Key sets can be systematically restricted
- Here: complete key recovery after < 60 runs (8 hours)</li>
- Number of runs depends on aggressiveness of key exclusion
- Recovery possible if correct key byte got falsely excluded (see paper)

### **Profile C: Column Shuffling + CED (Idea)**



- Use different random permutations P in both the computation & checking step
- Original idea: increase attack difficulty
- Local error rates of a state row get mixed (different S-boxes are used)

### **Profile C: Column Shuffling + CED (Results)**

- Attack now easier...
- Since inputs to one row now behave the same collision attacks become possible
- Perform exclusion runs as before (ca. 20-30)
- Retrieve linear key differences for each row
- Brute force remaining key space (32bit)



### Conclusion

- Practical proof that composite field S-boxes have a zerovalue vulnerability exploitable by FSA
  - vulnerability is problematic for CED schemes if not mitigated
  - combination of CED with other (SCA) counter-measures can either be a mitigation (masking) or make the attack easier (shuffling)
- Attack also applicable to infection fault countermeasures
- Failproof implementation of CED is **tricky** 
  - e.g., ensure comparison is not the critical path

RUHR-UNIVERSITÄT BOCHUM

# Thanks! Any questions?

Oliver Mischke, Amir Moradi, Tim Güneysu Horst Görtz Institute for IT-Security

### FDTC 2014, Busan, 2014-09-23

