

Improving Fault Attacks On Embedded Software Using RISC Pipeline Characterization


Bilgiday Yuce, Nahid Farhady Ghalaty, Patrick Schaumont

Virginia Tech


FDTC 2015

This research was supported through NSF Grant 1441710, Grant 1115839, and through SRC.


- Hardware determines the fault behavior of software.




- Start with a high-level assumption on fault behavior




- There is a gap between assumptions and reality.




- Microprocessor hardware is not fully utilized.




- Microprocessor Aware Fault Attack




- More practical fault models and efficient injection




- 7-Stage RISC Pipeline:



- If **E4** has the **highest** critical path (i.e, **fault sensitivity**):



- Pipeline stalls **blind** the stalled stages from glitches.






- Case Study:
 - **Fault Analysis:** Differential Fault Intensity Analysis (DFIA)
 - **Software:** AES
 - **Hardware:** LEON3 Processor

- DFIA [Ghalaty et. al, FDTTC'14]:
 - Relies on a **biased fault behavior**
 - **Gradual** fault behavior **in proportion to** the **fault intensity**




- Fault sensitivity of each (instruction, pipeline stage)




- Objective:
 - Biased faults in the *AddRoundKey* at AES Round 9

AddRoundKey
on LEON3:




- Analyze each cycle of execution




Valid stages for fault injection in Cycle 6

- **Propagation** of a biased fault injected into (LDUB3, M)



Fault Propagation Path for LDUB3

Determining Valid Pipeline Stages (3)





7 LDI7 STB6 XOR5 *Stall* LDUB4 LDUB3 LDI2


Cycle 7







7 LDI7 STB6 XOR5 **LDUB4** Stall LDUB3 LDI2

Cycle 7





7 LDI7 STB6 XOR5 **Stall** LDUB4 LDUB3 LDI2





- Fault Injection Experiments on a **LEON3**:
 - Implemented on a **SPARTAN-6 FPGA**
 - Clock glitch injection

- A **DFIA** attack on a **AES** software program:
 - 1 secret key and 1 plaintext




- Our approach requires **~11x** less fault injections.

	Total # of Attacked Cycles	Total # of Fault Injections
Traditional Methods	13	1040
Our Method	6	90



**~ 11x
Reduction**

- DFIA retrieves the key byte **quicker** with **our method**.





- For **efficient fault attacks** on embedded software, **use**
 - **micro-architectural** properties (i.e. fault sensitivity model)
 - **architectural** properties (i.e. pipeline analysis of the software)
- With a **microprocessor aware fault attack** method:
 - **Possible to tune** the injected faults in the software
 - **~11x less** fault injections
- Traditional methods need a revision

Thank you!

