



# Software Fault Resistance is Futile: Effective Single-Glitch Attacks

B. Yuce, **N. F. Ghalaty**, H. Santapuri, C. Deshpande, C. Patrick, P. Schaumont

**Virginia Tech**

**Bradley Department of ECE**

**[farhady@vt.edu](mailto:farhady@vt.edu)**

This research was supported through NSF Grant 1441710, Grant 1115839, and through SRC.





- Fault attacks pose a serious threat to embedded systems:
  - To gain the control of a software program
  - To observe the secret information






- Hardware determines the fault behavior of software.








- 7-Stage RISC Pipeline:






- If E3 has the highest critical path (i.e, fault sensitivity):






- Microprocessor Fault sensitivity Model of each (instruction, pipeline stage)



# Fault Attack on Software Countermeasures






Objective:

Keep two copies of an Instruction, Raise an alarm in case of a mismatch

```
ld    [%fp - 12], %g2  
ld    [%fp - 12], %g3  
cmp   %g2, %g3  
bne   .alarm
```



# ID Behavior in Pipeline




ld [%fp - 12], %g2

ld [%fp - 12], %g3

cmp %g2, %g3

bne .alarm



# ID Behavior in Pipeline




ld [%fp - 12], %g2

ld [%fp - 12], %g3

cmp %g2, %g3

bne .alarm



# ID Behavior in Pipeline




ld [%fp - 12], %g2

ld [%fp - 12], %g3

cmp %g2, %g3

bne .alarm



# ID Behavior in Pipeline




ld [%fp - 12], %g2


ld [%fp - 12], %g3

cmp %g2, %g3

bne .alarm



*clock  
cycles*





*Data Dependency*



3 BNE **CMP** LD2 **LD1**



ld [%fp - 12], %g2  
ld [%fp - 12], %g3  
cmp %g2, %g3  
bne .alarm





ld [%fp - 12], %g2  
ld [%fp - 12], %g3  
cmp %g2, %g3  
bne .alarm



*pipeline stages*

*clock cycles*

0  
1  
2

LD1  
LD2 LD1  
CMP LD2 LD1

*Data Dependency*

→

3 BNE CMP LD2 LD1

4

BNE CMP LD2 LD1

*Branch Interlock*

→

5 NOP BNE CMP LD2 LD1

CMP

CMP

LD2 LD1

BNE

# ID Behavior in Pipeline



ld [%fp - 12], %g2  
ld [%fp - 12], %g3  
cmp %g2, %g3  
bne .alarm



*pipeline stages*



*Data Dependency* → 3 BNE **CMP** LD2 LD1

4 BNE **CMP** **CMP** LD2 LD1

*Branch Interlock* → 5 NOP **BNE** **CMP** **CMP** LD2 LD1

*Branch Interlock* → 6 NOP **BNE** **BNE** **CMP** **CMP** LD2 LD1



ld [%fp - 12], %g2  
ld [%fp - 12], %g3  
cmp %g2, %g3  
bne .alarm



*pipeline stages*

*clock cycles*

0  
1  
2

LD1  
LD2 LD1  
CMP LD2 LD1

*Data Dependency*

→ 3 BNE CMP LD2 LD1

→ 4 BNE CMP CMP LD2 LD1

*Branch Interlock*

→ 5 NOP BNE CMP CMP LD2 LD1

*Branch Interlock*

→ 6 NOP BNE BNE CMP CMP LD2 LD1

→ 7 NOP BNE BNE BNE CMP CMP LD2 LD1

BNE

CMP

CMP

CMP

CMP

CMP

LD2

LD1

BNE

BNE

CMP


CMP

LD2


LD1



ld [%fp - 12], %g2  
 ld [%fp - 12], %g3  
 cmp %g2, %g3  
 bne .alarm




- Inject fault in  $%g2$
- Avoid raising the alarm






## Scenario 1: Single Glitch

- Instruction Fault in CMP
- Computation Fault in LD1




- Inject fault in  $%g2$
- Avoid raising the alarm





## Scenario 2: Single Glitch


- Instruction Fault in BNE
- Computation Fault in LD1






## Scenario 3: Multiple Glitch

- Computation Fault in LD1
- Instruction Fault in BNE



# Experimental Setup





```

ld      [%fp - 12], %g2
ld      [%fp - 12], %g3
cmp    %g2, %g3
bne    .error

```

|                   | <b>Glitch FI<br/>(ns)</b>        | <b>Impacted<br/>Instruction</b> | <b>Fault Effect</b>             |
|-------------------|----------------------------------|---------------------------------|---------------------------------|
| <b>Scenario 1</b> | <b>9 – 12.6</b>                  | <b>LD1 (A)<br/>CMP (D)</b>      | <b>Faulty %g2<br/>CMP → SRL</b> |
| <b>Scenario 2</b> | <b>12 – 14.6</b>                 | <b>LD1 (M)<br/>BNE (F)</b>      | <b>Faulty %g2<br/>BNE → NOP</b> |
| <b>Scenario 3</b> | <b>14.7-14.9<br/>12.6 – 13.5</b> | <b>LD1 (E)<br/>BNE (D)</b>      | <b>Faulty %g2<br/>BNE → NOP</b> |

# Experimental Results



- We applied the same strategy to several software countermeasures including
  - Instruction Duplication
  - Instruction Triplication
  - Parity Checking
  - Instruction Skip Countermeasures
- We successfully launched the DFIA attack on a software implementation of the LED algorithm, protected with parity checking and Instruction Duplication.
- We changed the width of the glitch from  $31.2\text{ns}$  to  $33.6\text{ns}$  with step size of  $0.1\text{ns}$ . Using, these fault injections, we obtained 5 faulty ciphertexts and retrieved 2 nibbles of the key.

# Conclusions



- Efficient fault attacks on embedded software consider:
  - Architectural properties
  - Micro-architectural properties
- Microprocessor Fault Sensitivity Model is instrumental to predict the fault response of software.
- Traditional software countermeasures are vulnerable to single glitch fault attacks.

# Thank you!



N. F. Ghalaty  
[farhady@vt.edu](mailto:farhady@vt.edu)




- Case Study:
  - Fault Analysis: Differential Fault Intensity Analysis (DFIA)
  - Software: LED
  - Hardware: LEON3 Processor
- DFIA [Ghalaty et. al, FDTC'14]:
  - Relies on a **biased fault behavior**
  - **Gradual** fault behavior **in proportion to** the **fault intensity**



- Parity Checking Countermeasure
  - Algorithm Level
  - Exploits a parity prediction circuit to predict parity for each input, raises an alarm if the computed parity does not match the predicted one
- Instruction Duplication
  - Instruction Level
  - Duplicates selected critical parts of the code such as Add Round Key Function




- Microprocessor Fault sensitivity Model of each (instruction, pipeline stage)





```
; Unprotected code for AddRoundConstant  
LDD [%fp + -56], %g2 ;LDD1  
XOR %o4, %g2, %g2  
XOR %o5, %g3, %g3  
STD %g2, [%fp + -56]
```


```
; Instruction Duplication on LDD1  
LDD      [%fp-56], %g2 ;LDD1  
LDD      [%fp-56], %g4 ;LDD2  
CMP      %g2, %g4  
BNE      .error
```



| Glitch width(ns) | Effected Inst. in Pipeline | Observed Faulty Behavior |
|------------------|----------------------------|--------------------------|
| 31.2-33.6        | LDD1, W                    | Fault in %g2             |
|                  | LDD2, M                    | Fault in %g4             |
|                  | BNE, F                     | BNE to OR                |



- Traditional Fault Attacks



- Traditional Fault Attacks

