



Fault Diagnosis and  
Tolerance in Cryptography

FDTC 2018

# Laser Fault Injection at the CMOS 28 nm Technology Node: an Analysis of the Fault Model

J.M. Dutertre<sup>1</sup>, V. Beroulle<sup>2</sup>, P. Candelier<sup>3</sup>, S. De Castro<sup>1,4</sup>, L.B. Faber<sup>3</sup>, M.L. Flottes<sup>4</sup>,  
P. Gendrier<sup>3</sup>, D. Hély<sup>2</sup>, R. Leveugle<sup>5</sup>, P. Maistri<sup>5</sup>, G. Di Natale<sup>4</sup>, A. Papadimitriou<sup>2</sup>, B. Rouzeyre<sup>4</sup>

Amsterdam, The Netherlands — Thursday, September 13, 2018

### □ A brief history of laser fault injection


1965 Habing introduced **laser** emulation of SEE  
Emulation of radiation induced Single Event Effects







1997 Boneh et al. introduced **fault** attacks  
Hardware attack of crypto./secure devices

2002 Skorobogatov et al. introduced **laser fault inject.**  
Secure devices: CMOS 350 nm  
One single transistor under a laser beam (1  $\mu\text{m}$ )

2018 Continuous scale down of CMOS technology  
Secure devices: CMOS 40 nm  
SoC: CMOS 14 nm  
Several logic gates under a laser beam (1  $\mu\text{m}$ )


## ☐ LFI accuracy vs. CMOS scale down



Technology	MOS transistor	SRAM
0.35 μm		
130 nm		
90 nm		
65 nm		
28 nm		

# Position of the problem

## ☐ LFI accuracy vs. CMOS scale down



Laser spot

Technology	MOS transistor	SRAM
0.35 μm		
130 nm		
90 nm		
65 nm		<div style="border: 2px solid red; padding: 5px; width: fit-content;">Simultaneous flip of several SRAMs?</div>
28 nm		<div style="border: 2px solid red; padding: 5px; width: fit-content;"></div>

### □ Importance of the fault model

LFI considered as an accurate fault injection technique:

- physical location (gates under/close to the laser spot),
- injection time (regarding the course of an algorithm),
- nb. of faulted bits/bytes,
- additional information leakage (data dependence).

Makes it possible to meet the (sometimes strong) requirements of FA and DFA schemes.

Does CMOS technology scale down reduce the accuracy of the laser fault injection fault model?

□ Fault model of LFI at the CMOS 28 nm tech. node

On an experimental basis (custom test chip)

- Single-bit/single-byte fault model
- Data dependence: bit-flip vs bit-set/reset fault model
- Static LFI on D flip-flops
- Dynamic LFI on an AES encryption unit

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis

## IV. Dynamic LFI experimental results

Setup, results, analysis

## V. Conclusion

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis

## IV. Dynamic LFI experimental results


Setup, results, analysis

## V. Conclusion

## II. Theory of laser fault injection


### □ Physics of laser fault injection

- Photoelectric effect: from a laser pulse to transient current generation (in reverse biased PN junction)




## II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)  
from a transient current to a voltage transient (a.k.a. SET, single event transient)




## II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)  
from a transient current to a voltage transient (a.k.a. SET, single event transient)




## II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)  
from a transient current to a voltage transient (a.k.a. SET, single event transient)



## II. Theory of laser fault injection

- Fault injection mechanism (the inverter case)  
from a transient current to a voltage transient (a.k.a. SET, single event transient)



Laser sensitive areas: OFF transistors' drains (reversed biased PN junctions)

## II. Theory of laser fault injection

---



- Fault injection mechanism  
from a voltage transient to an actual fault

Two mechanisms depending on the voltage transient location:

1. logic,
2. memory element (D flip-flop, SRAM)



## II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault




## II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault



## II. Theory of laser fault injection

- Fault injection mechanism – target: combinatorial logic from voltage transient to fault




The fault injection process depends both on:

- the injection time,
- the voltage transient duration.

## II. Theory of laser fault injection


- Fault injection mechanism – target: D latch  
from voltage transient to fault (SEU: single event upset)



SEU sensitive for Q = 0


## II. Theory of laser fault injection

- Fault injection mechanism – target: D latch  
from voltage transient to fault (SEU: single event upset)



## II. Theory of laser fault injection


- Fault injection mechanism – target: D latch  
from voltage transient to fault (SEU: single event upset)



SEU sensitive for  $Q = 0$

## II. Theory of laser fault injection

- Fault injection mechanism – target: D latch from voltage transient to fault (SEU: single event upset)



Note the data dependence of the laser sensitive areas.

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis

## IV. Dynamic LFI experimental results

Setup, results, analysis

## V. Conclusion

## II. Theory of laser fault injection

---

- Fault model: mathematical expression at bit level
  - bit-flip (usual fault model, data independent)  
 $b \rightarrow \text{not}(b)$

## II. Theory of laser fault injection

- Fault model: mathematical expression at bit level
  - bit-set/reset fault model (data dependent)

$$\begin{aligned} \text{if } b = 0 \rightarrow & \quad [b = 1] \\ \text{if } b = 1 \rightarrow & \quad b = 1 \end{aligned} \quad \left. \right\} \text{bit-set}$$


$$\begin{aligned} \text{if } b = 0 \rightarrow & \quad b = 0 \\ \text{if } b = 1 \rightarrow & \quad [b = 0] \end{aligned} \quad \left. \right\} \text{bit-reset}$$

Provide **additional information** on the original bit value

→ Safe error attack (e.g. retrieving memory bits)

## II. Theory of laser fault injection


- bit-set/reset fault model: D latch layout vs. laser effect area



Laser sensitive areas:

- SEU sensitive for  $Q = 1$
- SEU sensitive for  $Q = 0$

Laser spot size/effect area:




One laser sensitive area exposed

→ bit-set/reset fault model

## II. Theory of laser fault injection


- bit-set/reset fault model: Dff layout vs. laser effect area



Laser sensitive areas:

- SEU sensitive for  $Q = 1$
- SEU sensitive for  $Q = 0$

Laser spot size/effect area:



Overlaps of laser sensitive areas

→ bit-flip fault model

## II. Theory of laser fault injection

### □ Experimental state of the art

- 2015, B. Selmke et al.: 45 nm SRAM (FPGA)
- 2015, C. Champeix et al.: 40 nm D flip-flop
- Both consistent with single-bit and bit-set/reset fault models




Illustration for D flip-flop:

- 4 SEU sensitive areas of master latch ( $\text{clk} = 1$ ),
- 3 SEU sensitive areas of slave latch ( $\text{clk} = 0$ ).

B. Selmke et al., "Precise laser fault injections into 90 nm and 45 nm sram-cells," CARDIS 2015.

C. Champeix et al., "SEU sensitivity and modeling using pico-second pulsed laser stimulation of a D Flip-Flop in 40 nm CMOS technology," DFTS 2015.

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis

## IV. Dynamic LFI experimental results


Setup, results, analysis

## V. Conclusion

### III. Static LFI experimental results

---


#### □ Experimental setup



### III. Static LFI experimental results

---


#### □ Experimental setup



- Backside injection
- Pulse width: 30 ps
  - up to 100 nJ
- Wavelength: 1,030 nm
- Pulse width: ns
  - 5-50 ns, max. power 1 W
  - 50 ns – 1 s, max. power 3 W
- Wavelength: 1,064 nm
- Spot size: 1 $\mu$ m or 5  $\mu$ m

### III. Static LFI experimental results


#### ☐ Experiments description



➡ Laser fault sensitivity maps drawing  
(colors according to the fault model)


### III. Static LFI experimental results

- Custom D flip-flop registers, CMOS 28 nm




### III. Static LFI experimental results

- Custom D flip-flop registers, CMOS 28 nm
  - Matrix shaped shift register with 64 D flip-flops




- DFF:  $\sim 40$  transistors,
- *large output buffer*




### III. Static LFI experimental results

- Custom D flip-flop registers, CMOS 28 nm
  - spot 1  $\mu\text{m}$  / **30 ps** / 0.5 nJ /  $\Delta xy = 1 \mu\text{m}$  / backside



### III. Static LFI experimental results


- Custom D flip-flop registers, CMOS 28 nm
  - 3D view at 1 nJ



### III. Static LFI experimental results


---

- ❑ Custom D flip-flop registers, CMOS 28 nm
  - in-line shift register with 10 D flip-flops



### III. Static LFI experimental results

- Custom D flip-flop registers, CMOS 28 nm
  - spot 1  $\mu\text{m}$  / **30 ps** / 0.5 nJ /  $\Delta xy = 0.2 \mu\text{m}$  / backside



### III. Static LFI experimental results

## □ Memory elements, static test – Conclusion

# Bit-set/reset fault model = relevant

Single-bit fault model experimentally assessed with a laser at the CMOS 28 nm node for 1  $\mu\text{m}$  and 5  $\mu\text{m}$  (see table below) laser spots.

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis


## IV. Dynamic LFI experimental results

Setup, results, analysis

## V. Conclusion

## IV. Dynamic LFI experimental results


- Test chips CMOS 28 nm
  - Target: AES implementation (with parity-based CM, 100 MHz)
    - IR microphotography (rear side), obj. x20



## IV. Dynamic LFI experimental results

---


### □ Experimental setup



- Backside injection
- Pulse width: 30 ps
  - up to 100 nJ
- Wavelength: 1,030 nm
- Pulse width: ns
  - 5-50 ns, max. power 1 W
  - 50 ns – 1 s, max. power 3 W
- Wavelength: 1,064 nm
- Spot size: 1 $\mu$ m or 5  $\mu$ m

## IV. Dynamic LFI experimental results

- Hardware AES-128, CMOS 28nm, Vdd = 1.2V, 100MHz  
Exp.: 5  $\mu\text{m}$  spot, 10 ns, 0.6-1.0 W,  $\Delta xy = 1\mu\text{m}$




26,380 faulted cipher texts

- Unidentified faults: 6,574 (24.9 %)  
mainly 5 – 8 faulty bytes (up to 12)
- Identified faults: 19,806  
single-byte faults

## IV. Dynamic LFI experimental results

- Hardware AES-128, CMOS 28nm, Vdd = 1.2V, 100MHz  
Exp.: 5  $\mu\text{m}$  spot, 10 ns, 0.6-1.0 W,  $\Delta xy = 1\mu\text{m}$



Single-byte faults analysis

# faulted bits	Occurrence
1	19,413
2	278
3	27
4	48
5	38
6	1

Exp. single-bit LFI rate: 73.6 %

## I. Introduction

## II. Theory of laser fault injection

Physics and basics of laser fault injection

Fault models of LFI

## III. Static LFI experimental results

Setup, results, analysis

## IV. Dynamic LFI experimental results

Setup, results, analysis

## V. Conclusion

- Exp. LFI fault model analysis at CMOS 28 nm
- Single-bit: static & dynamic tests (~ 70% success rate)
  - 1 μm & 5 μm laser spot size
  - ps & ns laser pulse duration
- Data dependence: bit-set/reset on D flip-flops
  - well defined sensitive areas

Single-bit & Bit-set/reset are still actual and practical fault models at advanced CMOS technology nodes (28 nm).

Q? Does it still holds at the CMOS 14 nm node?

---

# Thank you for your attention

dutertre@emse.fr

---

Work funded by the ANR: LIESSE project  
ANR-12-INS-0008-01



J.M. Dutertre<sup>1</sup>, V. Beroulle<sup>2</sup>, P. Candelier<sup>3</sup>, S. De Castro<sup>1,4</sup>, L.B. Faber<sup>3</sup>, M.L. Flottes<sup>4</sup>,  
P. Gendrier<sup>3</sup>, D. Hély<sup>2</sup>, R. Leveugle<sup>5</sup>, P. Maistri<sup>5</sup>, G. Di Natale<sup>4</sup>, A. Papadimitriou<sup>2</sup>, B. Rouzeyre<sup>4</sup>

