



Eighteenth Workshop on Fault Diagnosis and Tolerance in Cryptography

Sept 17-th, 2021 • Virtual Workshop

(co-located with CHES 2021)

FDTC 2021 is held in cooperation with IACR

Program chairs

Emmanuel Prouff *ANSSI & Sorbonne U.*
Debdeep Mukhopadhyay *IIT Kharagpur*

Program committee

Michel Agoyan *ST Microelectronics*
Lejla Batina *Radboud University*
Shivam Bhasin *Temasek Labs@NTU*
Luca Breveglieri *Politecnico di Milano*
Ileana Buhan *Riscure*
Jessy Clédière *CEA LETI*
Jean-Max Dutertre *ENS Mines S. Etienne*
Wieland Fischer *Infineon Technologies*
Christophe Giraud *IDEMIA*
Jorge Guajardo *Bosch US*
Sylvain Guilley *Telecom ParisTech*
Olivier Hériveaux *Ledger*
Johann Heyszl *Fraunhofer Institute*
Osnat Keren *Bar Ilan University*
Israel Koren *University of Massachusetts*
Victor Lomné *Ninjalab*
Philippe Loubet Moundi *Gemalto*
Philippe Maurine *University of Montpellier*
Joan Mazenc *Thales*
Mehran Mozaffari Kermani *Univ. South Florida*
Cristofaro Mune *Realize*
Colin O'Flynn *NewAE Technology Inc.*
David Oswald *University of Birmingham*
Sikhar Patranabis *VISA Research*
Gerardo Pelosi *Politecnico di Milano*
Ilia Polian *University of Passau*
Robert Primas *TU Graz*
Chester Rebeiro *IIT Madras*
Lionel Rivière *eShard*
Falk Schellenberg *MPI Bochum*
Sergei Skorobogatov *University of Cambridge*
Takeshi Sugawara *UEC Tokyo*
Shahin Tajik *Worcester Polytechnic Institute*
Junko Takahashi *NTT*
Christian Toulemont *SERMA*
Michael Tunstall *Cryptography Research*
Vincent Verneuil *NXP Semiconductors*
Fan Zhang *Zhejiang University*

Chairs

(general, publication, finance, sponsorship)

Michael Tunstall (general) *Rambus*
Luca Breveglieri *Politecnico di Milano*
Israel Koren *University of Massachusetts*
Guido Marco Bertoni *Security Pattern*

Steering committee

Luca Breveglieri *Politecnico di Milano*
Israel Koren *University of Massachusetts*
David Naccache (chair) *ENS Paris*
Jean-Pierre Seifert *TU Berlin & T-Labs*



Important dates

(2021)

Submission: June 1
Notification final acceptance: July 14
Final version (camera-ready): Aug. 14
Workshop: Sept. 17

Fault injection is one of the most exploited means for extracting confidential information from embedded devices and for compromising their intended operation. Therefore, research on established as well as upcoming methodologies, and techniques for fault injection, architectures and design tools for the design of robust and protected cryptographic systems and embedded devices (both hardware and software), are essential. Fault injection case studies on popular categories of embedded devices like mobile phones, industrial control devices, hardware wallets for cryptocurrencies, security tokens, etc., are of high interest to improve the understanding of the implications on realistic applications. FDTC is the reference event in the field of fault injection appliances, fault attacks and countermeasures.

Topics of interest include but are not limited to:

- Fault injection setups and praxis:
 - novel and improved mechanisms for fault injection, e.g., using lasers, electromagnetic induction, or clock / power supply manipulation
 - practical issues in fault injection setups and validation results
 - practical limitations of attacks and implications for security
- Case studies:
 - attacks on cryptographic implementations
 - attacks on embedded devices like mobile phones, industrial control devices, hardware wallets for cryptocurrencies, security tokens, smartcards, etc.
- Attacks on machine learning architectures:
 - validation of earlier results
- Related highly-invasive attacks on device security:
 - setups and practical results from invasive attacks, such as photonic emission analysis, laser thermal imaging, laser-voltage imaging, etc.
 - practical issues, limitations and potential
- Countermeasures (detection, resistance and tolerance):
 - countermeasures for cryptographic implementations
 - countermeasures for firmware of embedded devices, e.g., for bootloaders
 - detection countermeasures, e.g., control flow integrity
 - HW/SW co-design countermeasures for CPU architectures
- Design tools for analysis of fault attacks and countermeasures:
 - early estimation of fault attack robustness
 - automatic applications of fault countermeasures

Instructions for authors

Submissions must not substantially duplicate work that any of the authors published elsewhere or that was submitted in parallel to any other conference or workshop. Submissions should be anonymous, with no author names, affiliations, acknowledgments or obvious references. Papers should be up to 12 pages (including bibliography and appendices), and formatted according to the provided template.

This year, FDTC encourages the submission of short papers, which will also be subject to peer review. Authors are encouraged to introduce work in progress, novel applications and corporate/industrial experiences. Short papers will be evaluated with a focus on novelty and potential for sparking the interest of the participants and future research avenues. Short paper submissions are limited to 6 pages, formatted as the regular ones, and their title must include the text "Short Paper:".

All accepted papers (regular and short) will be published in an archival proceedings volume by CPS and will be distributed at the time of the workshop. The submission of final papers is managed by Conference Publishing Services (CPS), which directly contacts the authors with instructions for finalizing and uploading the manuscripts.

At least one author of each accepted paper must register for the workshop and present the paper in order to be included in the proceedings. Additional submission instructions and further information can be found at: fdtc-workshop.eu